

FIG. 1a is a block diagram of a digital receiver system. The system includes a 10 RCVR MODULE (110) which receives an input signal (5) and outputs a signal to a 20 SUB-BAND MODULE (210). The 20 SUB-BAND MODULE (210) includes an ADC (210) and a Digital Down Converter (220). The output of the ADC (210) is fed into the Digital Down Converter (220). The output of the Digital Down Converter (220) is fed into a 30 CHANNELIZER MODULE (307). The 30 CHANNELIZER MODULE (307) includes a series of Channelizers (308) and FFT Channelizers (310). The output of the Channelizers (308) is fed into the FFT Channelizers (310). The output of the FFT Channelizers (310) is fed into a 40 SIGNALPROCESSOR MODULE (407). The 40 SIGNALPROCESSOR MODULE (407) includes a series of Channel Processors (410). The output of the Channel Processors (410) is fed into an 82 SYSTEM BUS (82). The 82 SYSTEM BUS (82) is connected to a System Controller (80) and an 83 DATA BUS (83). The 83 DATA BUS (83) is connected to Digital Data Recording Means (90).




Fig. 1a

FIG. 1b is a block diagram of a multi-channel signal processing system. The system is organized into four main functional blocks: 10 RCVR MODULES, 20 SUB-BAND MODULES, 30 CHANNELIZER MODULES, and 40 SIGNALPROCESSOR MODULE. Each RCVR module (110) receives an input signal (5) and outputs to a sub-band module (210). The sub-band module contains an ADC, a Digital Down Converter, and a Digital Up Converter. The output of the sub-band module is sent to a channelizer module (310), which contains an FFT Channelizer and a DMP. The output of the channelizer module is sent to a signal processor module (410), which contains two Channel Processors. The system is controlled by a System Controller (80) via an 81 CONTROL LINE. The System Controller is also connected to an 82 SYSTEM BUS, which is connected to an 83 DATA BUS. The 83 DATA BUS is connected to Digital Data Recording Means (90).




Fig. 1b




Fig. 2a





Fig. 2b

Fig. 2c






Fig. 4




Fig. 5

FIG. 6 is a block diagram of a digital signal processing system. The system includes a 10 RCVR MODULES (110), 20 SUB-BAND MODULES (210-270), 30 CHANNELIZER MODULES (307-370), 40 SIGNALPROCESSOR MODULES (407-410), and 60 DF PROCESSOR MODULES (607-610). The system is connected to an 81 CONTROL LINE, 82 SYSTEM BUS, and 83 DATA BUS. The system also includes a System Controller (80) and Digital Data Recording Means (90).




Fig. 6




Fig. 7






Fig. 8a

FIG. 8b is a block diagram of a 610 DF Processor. The processor is divided into an Upper Half and a Lower Half. The Upper Half includes a MUX (611), FITO Delay Memory (612), DF Synthesis Filters (614), and a DF Calculator (616). The Lower Half includes a MUX (611'), FITO Delay Memory (612'), DF Synthesis Filters (614'), and a DF Calculator (616'). A Real Time Computer Controller (680) is connected to the DF Calculators and DF Synthesis Filters of both halves. A System Controller (80) is connected to the Real Time Computer Controller. Data Out (83) is provided from the DF Calculators. The processor also includes FFT Reference Data, FFT Sine Data, and FFT Cosine Data blocks, each containing an FFT Channelizer (310), DMA (330), and DRP (370) block. The FFT Reference Data and FFT Sine Data blocks are connected to the Upper Half MUX (611) and DRP (607) block. The FFT Cosine Data block is connected to the Lower Half MUX (611') and DRP (607') block. The DRP (607) block outputs Complex Spectrum Upper Half data, and the DRP (607') block outputs Complex Spectrum Lower Half data.

# 610 DF PROCESSOR




Fig. 8b

FIG. 8c is a block diagram of a 610 DF PROCESSOR. The diagram shows two parallel processing paths for the upper and lower halves of a complex spectrum. Each path includes an FFT Channelizer (310), a DMA (330), a Data Rate Processor (DRP) (370), a MUX (611), a FITO Delay Memory (612), DF Synthesis Filters (614), a DF Calculator (616), and a Data Out (83). A Real Time Computer Controller (680) is connected to the DF Calculators and the DF Synthesis Filters. A System Controller (80) is connected to the Real Time Computer Controller.

# 610 DF PROCESSOR




Fig. 8c




FIG. 9a is a block diagram of a digital filter (DF) calculator 616. The calculator 616 is divided into two main sections: 614 DF Synthesis Filters and 616 DF Calculator. The 614 DF Synthesis Filters section includes a Shape Filter  $H_a(f)$  620, a Step Tune Selector 622, and a series of parallel processing blocks for each filter bank. Each block consists of an IFFT 623a, an IQ Rotate 624a, a FIFO DMA 625a, an FFT 626a, and an IFFT 627a. The 616 DF Calculator section includes a series of parallel processing blocks for each filter bank, each consisting of an IFFT 623'a, an IFFT 627'a, a FIFO DMA 625'a, and an IFFT 627'a. The Real Time Computer Controller 680 is connected to the 616 DF Calculator section.

616 DF Calculator

614 DF Synthesis Filters




Fig. 9a




Fig. 9b






Fig. 11a






Fig. 11b




Fig. 11c

FIG. 11d is a block diagram of a system for processing signals from multiple sensors. The system includes a First Sensor 5, Nth Sensor 5, Receiver Module 10, Sub-Band Module 20, Channelizer Module 30, DF Processor Module 60, Signal Processor Module 40, and Digital Data Recording Means 90. The system is controlled by a System Controller 80.




Fig. 11d

FIG. 11e is a block diagram of a system for processing signals from multiple sensors. The system includes a First Sensor 5, Nth Sensor 5, Receiver Module 10, Sub-Band Module 20, Channelizer Module 30, Beamforming Module 690, Signal Processor Module 40, DF Processor Module 60, and Digital Data Recording Means 90. The system is controlled by a System Controller 80. The signal flow is as follows: First Sensor 5 and Nth Sensor 5 output signals to the Receiver Module 10. The Receiver Module 10 outputs an IF signal to the Sub-Band Module 20. The Sub-Band Module 20 outputs a signal to the Channelizer Module 30. The Channelizer Module 30 outputs a signal to the Beamforming Module 690. The Beamforming Module 690 outputs a signal to the Signal Processor Module 40. The Signal Processor Module 40 outputs a signal to the DF Processor Module 60. The DF Processor Module 60 outputs a signal to the Digital Data Recording Means 90. The System Controller 80 is connected to the Receiver Module 10, Sub-Band Module 20, Channelizer Module 30, Beamforming Module 690, and Signal Processor Module 40.




Fig. 11e